index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

Masking countermeasure Hardware Countermeasures Filtering Signal processing algorithms TRNG Receivers Side-Channel Attacks RSA GSM Writing Power-constant logic Transistors 3G mobile communication Aging CPA Mutual Information Analysis MIA Routing SoC Magnetic tunneling Linearity Reliability Field programmable gate arrays Intrusion detection Lightweight cryptography Field Programmable Gates Array FPGA AES Voltage Sensors Protocols Elliptic curve cryptography Costs Authentication Electromagnetic Simulation Estimation SCA Memory Controller Robustness Machine learning Security and privacy EMFI FDSOI Side-Channel Analysis Cryptography Random access memory Differential Power Analysis DPA Computational modeling Fault injection attack PUF Side-Channel Analysis SCA Energy consumption Loop PUF Confusion coefficient Reverse-engineering Internet of Things Gem5 STT-MRAM Fault injection Training Process variation Circuit faults Switches Application-specific VLSI designs Coq Hardware security OCaml Temperature sensors Resistance Spin transfer torque Asynchronous Magnetic tunnel junction DRAM Differential power analysis DPA Masking Reverse engineering Dual-rail with Precharge Logic DPL Side-channel attacks Power demand Dynamic range Countermeasure Side-channel attack Neural networks MRAM Formal proof Logic gates Information leakage Image processing Fault attacks Formal methods Side-channel analysis Side-channel attacks SCA Defect modeling Security Convolution ASIC Security services CRT FPGA Randomness

 

Documents avec texte intégral

217

Références bibliographiques

433

Open access

42 %

Collaborations